

Sustratos

Curso 15-16

Prof. Andrés Roldán Aranda
4º Curso Grado en Ingeniería de
Tecnologías de Telecomunicación

Contenidos


- 1.- Introducción
- 2.- Proceso de Fabricación de Placas
- 3.- Sustratos y tecnologías
- 4.- Surface Mount Technology
- 5.- Stencils
- 6.- Dimensionado de pistas




ugr

Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores

Fase 1: Front-end tool data preparation




Fase 2: Preparing the phototools




Fase 3: Print inner layers


1.




2.




3.




4.



Fase 4: Etch inner layers



© www.eurocircuits.com




© www.eurocircuits.com



Fase 5:


Register punch and Automatic Optical Inspection (AOI)




UGR

Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores


Fase 6: Lay-up and bond




Fase 7: Drilling the PCB




Fase 8: Electroless copper deposition




Fase 9: Image the outer layers



Fase 10: Electroplate the boards with copper



ase 11: Etch outer layers




Fase 12: Apply soldermask





Fase 13:
**RoHS-compliant surface finishes – electroless
gold over nickel**

RoHS : Reduction of Hazardous Substances




Fase 14: Plated Hard-gold edge connectors

electro-plate 1 – 1.5 microns of gold over 4 – 5 microns of plated nickel



Fase 15: Silk-screen and cure

Ink-jet image printing needs no set-up.
10 minutes using a 5 stage conveyerised oven



Fase 16: Electrical test

Test speed **25,4 mm/s**
With **4096 test pins**

The scan consists of thousands of **0.1mm** diameter probes, gentle as a human hair, brushing over the PCB, producing an electrical picture as they scan.




Using a flying probe tester we check each net to ensure that it is complete (no open circuits) and does not short to any other net




ugr

Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores

Fase 17: Profiling. V-Cut scoring




- misregistration from top-side score to bottom-side score to be $\pm 0.1\text{mm}$
- residual matter thickness after scoring to be $0.4\text{mm} \pm 0.1\text{mm}$
- top-side and bottom-side score depths should be even, to within 0.2mm of each other
- v-score to run the entire length of the panel
- the v-score should not cut any copper



Filing often causes scuffing and undercut of substrate

Linishing can lift delicate circuitry & produce uneven edges

EdgeCut produces a controlled profile



Fase 18:
***Final inspection - vacuum-sealed to keep out dirt
and moisture***



UGR

Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores

Watch a VIDEO


Video




ugr

Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores


Substrate Technologies



LGA Module Construction



Substrate Construction



All dimensions in mm

LTM4600 HIGH PERFORMANCE SUBSTRATE

Ni/Au Plating

SOLDER MASK = Taiyo ink PSR 4000

CORE = Mitsubishi Gas Chemical CCL-HL-832

Ni = 3 μm minimum (5 μm nominal)


Au = 0.3 to 0.8 μm (0.5 μm nominal)



2D Module Integration Technologies

High density interconnections

Packaged Die




Solder Contacts



Bare Die (Direct Chip Attach)



Flip Chip





Adhesive Contacts




WB



TAB



Surface Mount Technology



Embedding Components












Bild 12: Zweifachverbindungssystem mit einem eingetragenen Chip in einer PCB Durchgangsloch




Wafer level integration





3D Model Integration




Via Types




Via Pitch and Wiring Channel



Solder Mask Defined Pads




Linear Technology Corporation Mixed Pads (SMD and NSMD)



PCB Plane Separation

Maximum solder mask opening for plane separation needs to be controlled;
Stencil opening in this area can be reduced to 0.6 to ensure no bridging;
Critical area – under Inductor and plane separation



Stencil Design Recommendation


- Stainless steel laser cut stencils recommended
- Recommended stencil thickness 0.125 mm (5 mils) to 0.15 mm (6 mils)
 - Recommend slightly smaller stencil aperture than the pad opening (especially for SMD pads)
 - Stencil Opening 0.605 to 0.62 mm
 - To prevent paste from contacting solder mask
 - Solder volume $\sim 0.05 \text{ mm}^3 / \text{Pad}$
 - 4 mil thick stencil not recommended (due to low stand off)
 - Corner radius of 0.06 mm on the aperture recommended
- Stencil area ratio $(W/4*t) > 0.66$ (not an issue for this aperture size) where $W = \text{Pad width}$, $t = \text{Stencil thickness}$



ugr

Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores

Laser solder paste stencil



Using solder paste stencil


URL




Mylar solder paste stencil




Hand solder paste stencil





Signal Integrity



Routing



a) 4-Via-Routing




b) Rubber Band Routing




ugr

Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores


Determination of Component Arrangements



a) Partitioning




b) Placement



c) Routing





Force Directed Placing




Substrate Technologies – Laminates

Characteristics:

	HDI	Standard PCB
Material:	Epoxy glass / FR4	
Dielectric constant:	2,3 – 4,7	4,7
Line width / pitch:	75 / 75 μ m	125 / 125 μ m
Via diameter:	100 μ m	650 μ m
Layers:	8 – 10	8 - 30
CTE:	14 – 18 ppm	
Thermal dissipation:	poor, medium	
Costs:	medium	low




Substrate Technologies – Ceramics



Characteristics:

Material:	Al_2O_3 , Glass ceramics
Dielectric constant:	6 – 10
Line width / pitch:	125 / 250 μm
Via diameter:	200 μm
Layers:	15 – 30
CTE:	7,9 – 10 ppm
Thermal dissipation:	high
Substrate costs:	moderate



ugr


Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores

Substrate Technologies – Thin Film



Characteristics:


Material:	Si, Polymers
Dielectric constant:	2,7 – 3,5
Line width / pitch:	10 / 10 μm
Via diameter:	30 μm
Layers:	2 – 5
CTE (Si)	2,6 ppm
Thermal dissipation:	high
Substrate costs:	moderate, high



ugr

Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores

Area versus Packaging Types




Technology	Area ratio package/chip
Flip chip	1:1
Chip-scale package	1.5:1
Chip-on-board	2.5:1
Tape automated bonding	4.0:1
Quad flat package	9.0:1


Source: R. Tummala: Fundamentals of Microsystem Packaging, McGraw-Hill 2001



Miniaturization by Novel Assembly Technologies / Directassembly



▶ **A = 3468**
mm²






▶ **A = 576 mm²**





ugr

Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores


Flip Chip




Wirebonding




Footprint – Wire Bonding versus Flip Chip






Footprint of Flip Chip – Contact



Footprint of Wire Bonding – Contact



High Packing Density by 3-D Packaging



Source: Klossner, Babinetz, Semicon 2002

Source: Sharp




Roundup of the Technology – Parameters

Substrate



	MCM-L		MCM-C	MCM-D
	<i>HDI</i>	<i>Standard PCB</i>	<i>Ceramics</i>	<i>Thinfil</i>
<i>Line width [μm]</i>	75	125	125	10
<i>Line space [μm]</i>	75	125	250	10
<i>Via land ø [μm]</i>	100	650	200	30
<i>no. layers</i>	8...10	8...30	15..30	2..5
<i>Dielectrics</i>	Epoxy	Epoxy	Alumina	BCB/PBO
<i>Diel.const.</i>	2,3...4,7	4,7	6...10	2,7...3,5
<i>Base material</i>	FR4	FR4	Alumina	silicon, metal
<i>Price (4 layers)</i>	medium	Low (cents/cm ²)	medium	High (\$/cm ²)

Interconnects



		Wire Bond	Flip Chip	TAB
<i>Min pad pitch [μm]</i>	<i>Die</i>	50	120	60
	<i>Substr.</i>	120	120	200
<i>Mounting</i>		serial (2-10 bonds/sec)	parallel	serial/parallel
<i>Electr. Performance</i>	<i>L [nH]</i>	1-5	0,06-0,2	1-3
	<i>C [pF]</i>	0,2-0,6	0,02-0,03	0,2-0,6
<i>Mechanical Protection</i>		glob top	underfill	none

Wire Bonding Example

Gold wire bonding - Video-1



Wire bonding - Video-2



ugr

Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores


High Packing Density by 3-D Packaging



Source: J. Balde, Foldable Flex And Thinned Silicon Multichip Packaging Technology



Example for the layout of a wiring bearer




R. Tummala: Fundamentals of Microsystem Packaging, McGraw-Hill 2001




ugr

Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores


Layer Layout for the High Speed Design



- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10



Signal Integrity



Determination of Process Costs

Fabrication scenario

Products (PD):

1 Product

Fabrication lot (LOT):

1 lot per PD

Fabrication units (FU):

1000 Units per LOT

Devices (DEV):

25 Devices per FU

Contacts (CON):

100 Contacts per FU

Process flow

1. Substrate insert



2. Dispense solder



3. Place SMDs



4. Reflow



5. Deflux



6. Test

Process parameter

Setup (T_0): 5-30 min / LOT

Process time (T): 1 min / FU

Process capacity (k_E): 1

Material costs (c_{DT}):

\$0.002/CON

Tooling costs (c_{DT}):

\$250/PD

Operator hourly rate (C_{Lh}):

\$12/h;

Equipment hourly rate (C_{Eh}):

\$12.50€/h

Defect rate (Y_p):

100ppm/CON



ugr

Universidad de Granada

Departamento de Electrónica y Tecnología
de Computadores


Typical Data relevant for cost determination

■ SMDs

- Equipment \$50,000 ...180,000
- Setup 5 ... 30 min per component and lot
- Process time 0.03 ... 6s per component
- Yield = 100 ... 20.000 ppm per component

■ Bare dies

- Equipment \$300,000
- Setup 5 ... 30 min per component and lot
- Process time 1 ... 30s per component
- Yield = 100 ... 20.000 ppm pro Komponente
- Tool costs: \$150€ per wire-bonded IC;
upto \$20,000 for back-side-assemblye



Determination of Substrate Costs


Substrate technology	Substrate material	Line pitch [μm]	Via diameter [μm]	Metal layer maximal	Embedded passives	Embedded dies
Standard-PWB	FR4	250	125	12	-	-
SBU Substrate	FR4	100	75	8	+	+
Laminated Flex	PI	100	75	4	+	-
Ceramic substrate	Al ₂ O ₃	200	125	2	+	-
Thinfilm substrate	Al ₂ O ₃	20	20	4	+	+

Process step	Process time [h]	Equipment cost [k\$]	Material cost [\$/inch ²]	Operator utilization	...
Insert laminate	0	0	0.021	1	
Clean laminate	0.25	50,000	0.003	1	
Punch tooling holes	0.5	0	0	1	
Drill entry & exist materials	0	0	0.002	1	
Drill through holes	0.0025	300,000	0.001	0.5	
Deburr holes	1.2	80,000	0	1	
Desmear through holes	0.6	125,000	0.001	1	
Electroless plate through holes	0.6	500,000	0.002	1	
Apply resist to laminate	5	90,000	0.004	1	
Insert art work	0	0	0.0003	1	
Artwork registration	1	60,000	0	1	
Expose	0.5	60,000	0	1	
:	:	:	:	:	
Screen & dry legend	2	80,000	0.001	1	
Fabrication	0.5	500,000	0	1	
Automatic optical inspection	1	500,000	0	1	



Assembly Technologies


MCM: Multi Chip Module (MCM) is an electronic system or subsystem with two or more bare integrated circuits (bare die) or Chip Sized Packages (CSP) assembled on a substrate



Assembly Technologies

VCM: Voice Coil Motor. The incumbent actuator technology for miniature AF cameras is the voice coil motor.

VCMs are named as such because they are based on the principles of attraction and repulsion between magnets to generate sound from electricity. The technology was first patented in 1874



VCM : is the incumbent technology used in a miniature camera to move a lens module and alter focus.

The technology, shown in an 1888 patent by Alex. Graham Bell (**left**), is not fundamentally different from the VCM in a HTC OneX+ smartphone (**right**)



ugr

Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores

Determination of Assembly Costs

Assembly technology	Substrate				Interconnects				3D packaging			
SMM: Standard SMT	Printed wiring board				THT/SMT				-			
MCM: Variant 1	SBU/Ceramic/Thinfilm				THT/SMT/WB				-			
MCM: Variant 2	SBU/Ceramic/Thinfilm				THT/SMT/WB/FC				-			
VCM: Folded modules	Laminated/Thinfilm-Flex				THT/SMT/WB/FC				Substrate folding			
VCM: Module stack	SBU/Ceramic/Thinfilm				THT/SMT/WB/FC				Solder ball stack			
Process step	TP0 [min]	TB0	TP [min]	TB	CE [k\$]	ECA	CM [\$]	CMB	CT [k\$]	CTB	DL	DLB
Auto THT	30	LOT	0.04	DEV	500	1					100	DEV
Manual THT			0.25	DEV							9000	DEV
Dispense solder	30	LOT	1	ASY	50	1	0.002	CON	0.25	PD	100	CON
Place SMT	120	LOT	0.012	DEV	250	1					100	DEV
Place metal FC parts			0.5	DEV	400	1					500	ASY
Reflow			1.5	ASY	100	1					100	ASY
Deflux			3	ASY	120	12	0.085	ASY	0.25	PD		
Dispense adhesive	45	UDL	8	AIC	70	1	0.66	DEV			100	DEV
Place WB dies	60	DEL	0.12	DEV	70	1			0.25			
Place dies (bottom)	15	DEL	0.12	DEV	70	1			30			
Post cure	30	LOT	125	ASY	10	50						
Plasma clean	9	LOT	2.5	ASY	15	5						
Excise patterned adhesive	15	UDE	0.17	DEV	2	1			200	LOT	1000	DEV
Align & tack bond to IC	60	DEV	2	DEV	250	1			150	LOT	100	DEV
Wire bonding	60	DEV	0.002	CON	150	1	0.16	CON			150	CON
Test WB-chips			0.4	DEV								
Repair WB-chips			20	DEV								
Test SMT/THT-devices			0.4	DEV								
Repair SMT/THT-devices			1.5	DEV								

Legend: table caption

TP	Process time	CM	Material costs
TB	Scale base: proc. time	TB0	Scale base: mat. cots
TP0	Setup time	CT	Tooling costs
TB0	Scale base: setup time	CTB	Scale base: tool. costs
CE	Equipment costs	DL	Defect level
ECA	Equipment capacity	DLB	Scale base: defect level

Legend: scale types

CON	per contact	AIC	per chip area [^{m2}]
DEV	per device	UDL	p. dev. type & lot
ASY	per assembly	DEL	p. device & lot
PD	per product		
LOT	per lot		
UDE	p. dev. type		



Uso de dos monitores Vista Moderador


<http://office.microsoft.com/es-es/powerpoint-help/dar-una-presentacion-en-dos-monitores-mediante-la-vista-moderador-HA010067383.aspx?CTT=5&origin=HP010374495>



ugr

Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores

Control de la energía



Track thickness

The copper in a PCB is rated in ounces, and represents the thickness of 1 ounce of copper rolled out to an area of 1 square foot.

For example a PCB that uses 1 oz. copper has a thickness of 1.4mils.

Ounces	Thickness (mil)	Thickness (um)
1/2 oz.	0.7 mil	17.6
1 oz.	1.4 mil	35
2 oz.	2.8 mil	70

Ounces	Min Cu (mil)	Thickness (mil) plated
1 oz.	1.22 mil	2.08 mil (53.248 um)
2 oz.	2.43 mil	3.30 mil (84.48 um)
3 oz.	3.65 mil	4.51 mil (115.456 um)
4 oz.	4.86 mil	5.69 mil (145.664 um)

IPC-2221A “Generic Standards on Printed Circuit Board Design”



- **Calentamiento de las pistas**

- La máxima corriente que admite una pista está limitada por el autocalentamiento

$$P = I_{rms}^2 R \quad , \quad \Delta t = P \cdot R_{th}$$

- Hay que considerar la presencia de elementos calientes cercanos
- Mantener $t < 120^\circ\text{C}$ para FR4
- Regla:
 - $w > 0.3 \text{ mm/A}$, para 1 oz $(\Delta t < 30^\circ\text{C e } I < 5 \text{ A})$
 - $w > 0.18 \text{ mm/A}$, para 2 oz
- El “plating” o metalizado puede aumentar el espesor de las pistas en un 40%
- El estañado de las pistas prácticamente no ayuda




• Calentamiento de las pistas: Resistencia



$$R = \frac{L}{\sigma \cdot w \cdot t}$$

$$\text{Cu: } \sigma = 5.5 \cdot 10^7 \Omega^{-1} \text{m}^{-1} \Rightarrow R = 0.5 \text{ m}\Omega \cdot \frac{L}{w} \quad (\text{para } t = 35 \mu\text{m})$$

- Efecto pelicular:



$$\delta = \sqrt{\frac{2}{\mu \omega \sigma}} \quad \delta \ll t \Rightarrow R \approx \frac{L}{\sigma \cdot w \cdot 2\delta}$$

$$f = 1 \text{ MHz} \Rightarrow 2\delta = 136 \mu\text{m}$$

$$f = 10 \text{ MHz} \Rightarrow 2\delta = 42 \mu\text{m}$$

$$f = 100 \text{ MHz} \Rightarrow 2\delta = 14 \mu\text{m}$$

Current Carrying Capability*


$$I = k \cdot \Delta T^{0.44} \cdot A^{0.725} \left\{ \begin{array}{l} \Delta T = T_{MAX} - T_{AMBIENT} \text{ (Temperature Rise)} \\ k = \begin{cases} 0.048 \text{ for outer layers} \\ 0.024 \text{ for inner layer} \end{cases} \\ A = \text{Trace cross - sectional area} \end{array} \right.$$

* IPC-2221A “Generic Standards on Printed Circuit Board Design”



Current Carrying Capability*


Current and Trace Thickness for 1 oz Copper and Maximum allowed Temperature Rise



* IPC-2221A “Generic Standards on Printed Circuit Board Design”



Current Carrying Capability*




* IPC-2221A “Generic Standards on Printed Circuit Board Design”



• Calentamiento de las pistas

- Un valor práctico: $R_{th} = 30^{\circ}\text{C/W}$ (cápsula a ambiente)
- R_{th} mejora con el área, hasta 1" para 1 oz, y unas 3" para 2 oz
- FR4 es buen conductor térmico \Rightarrow un plano de Cu en el otro lado ayuda en un 10-20% (hasta un 50-70% con vías térmicas)


Current Density Curve for Outer Layer PCB Copper Etch



CROSS SECTIONAL AREA (Width [mils] * Thickness [mils])



Calentamiento de las pistas



Norma IPC-2152:

“Standard for Determining
Current-Carrying Capacity
In Printed Board Design”



Calentamiento de las pistas

Conductor Spacing	Conductor Impedance	Conversion Data	Planar Inductors	PDN Impedance	Thermal
Fusing Current	Embedded Resistors	PPM Calculator	Crosstalk Calculator	Wavelength Calculator	
Via Properties	Conductor Properties	Bandwidth & Max Conductor Length	Differential Pairs	Padstack Calculator	Mechanical Information

Conductor Characteristics

Solve For
 Amperage
 Conductor Width

Plane Present?
 No
 Yes


Parallel Conductors?
 No
 Yes

Conductor Width: **10 mils**

Conductor Length: **1000 mils**

PCB Thickness: **62 mils**

Frequency: **1 MHz** DC



IPC-2152 with modifiers mode Etch Factor: 1:1

Skin Depth	Power Dissipation	Conductor DC Resistance
2.59867 mils	0.09456 Watts	0.04445 Ohms
Skin Depth Percentage	Power Dissipation in dBm	Conductor Cross Section
100%	19.7572 dBm	16.59 Sq.mils
Voltage Drop	Conductor Current	
0.0648 Volts	1.4586 Amps	

Options

Base Copper Weight
 0.25oz
 0.5oz
 1oz
 1.5oz
 2oz
 2.5oz
 3oz
 4oz
 5oz

Plating Thickness
 Bare PCB
 0.5oz
 1oz
 1.5oz
 2oz
 2.5oz
 3oz

Plane Thickness
 1oz
 2oz

Conductor Layer
 Internal Layer
 External Layer

Units
 Imperial
 Metric

Substrate Options
Material Selection:
Er: **4,6** Tg (°C): **130**

Temp Rise (°C)
20

Temp in (°F) = 36.0

Ambient Temp (°C)
22


Temp in (°F) = 71.6

Print **Solve!**

Information

Total Copper Thickness: 2.10 mils VIA Thermal Resistance: N/A

Conductor Temperature
Temp in (°C) = 42.0
Temp in (°F) = 107.6



SATURN
PCB DESIGN, INC
Turnkey Electronic Engineering Solutions



Calentamiento de las pistas

Fusing Current	Embedded Resistors	PPM Calculator	Crosstalk Calculator	Wavelength Calculator	
Conductor Spacing	Conductor Impedance	Conversion Data	Planar Inductors	PDN Impedance	Thermal
Via Properties	Conductor Properties	Bandwidth & Max Conductor Length	Differential Pairs	Padstack Calculator	Mechanical Information

Conductor Characteristics

Solve For
 Amperage
 Conductor Width

Plane Present?
 No
 Yes


Parallel Conductors?
 No
 Yes

Conductor Width: **0,254 mm**

Conductor Length: **25,4 mm**

PCB Thickness: **1,5748 mm**

Frequency: **1 MHz** DC



IPC-2152 with modifiers mode Etch Factor: 1:1

Skin Depth: 66.00620 um	Power Dissipation: 0.22627 Watts	Conductor DC Resistance: 0.04909 Ohms
Skin Depth Percentage: 100%	Power Dissipation in dBm: 23.5463 dBm	Conductor Cross Section: 0.011 Sq.mm
	Voltage Drop: 0.1054 Volts	Conductor Current: 2.1468 Amps

Options

Base Copper Weight
 9um
 18um
 35um
 53um
 70um
 88um
 106um
 142um
 178um

Units
 Imperial
 Metric

Plating Thickness
 Bare PCB
 18um
 35um
 53um
 70um
 88um
 106um

Plane Thickness
 35um
 70um

Conductor Layer
 Internal Layer
 External Layer

Substrate Options
Material Selection:
Er: **4,6** Tg (°C): **130**

Temp Rise (°C)
50


Temp in (°F) = 90.0

Ambient Temp (°C)
22

Temp in (°F) = 71.6

Print **Solve!**

Information
Total Copper Thickness: 53 um VIA Thermal Resistance: N/A
Conductor Temperature
Temp in (°C) = 72.0
Temp in (°F) = 161.6




SATURN
PCB DESIGN, INC
Turnkey Electronic Engineering Solutions



Calentamiento de las pistas

Conductor Spacing	Conductor Impedance	Conversion Data	Planar Inductors	PDN Impedance	Thermal
Fusing Current	Embedded Resistors	PPM Calculator	Crosstalk Calculator	Wavelength Calculator	
Via Properties	Conductor Properties	Bandwidth & Max Conductor Length	Differential Pairs	Padstack Calculator	Mechanical Information

Via Characteristics



Via Hole Diameter: **0,254 mm**

Via Height: **1,575 mm**

Via Plating Thickness: **0,0254 mm**

Via DC Resistance: **0.00145 Ohms**

Via Inductance: **1.3265 nH**

Power Dissipation: **0.01380 Watts**

Conductor Cross Section: **0.0223 Sq.mm**

Via Current: **3.0804 Amps**

Options

Base Copper Weight

- 9um
- 18um
- 35um
- 53um
- 70um
- 88um
- 106um
- 142um
- 178um

Plating Thickness

- Bare PCB
- 18um
- 35um
- 53um
- 70um
- 88um
- 106um

Plane Thickness

- 35um
- 70um

Layer Set

- 2 Layer
- Multi Layer
- Microvia

Units

- Imperial
- Metric

Substrate Options

Material Selection:

Er: **4,6** Tg (°C): **130**

Temp Rise (°C): **50**

Temp in (°F) = 90.0

Ambient Temp (°C): **22**

Temp in (°F) = 71.6

Information

Power Dissipation in dBm: 11.3997 dBm

VIA Thermal Resistance: 179.291 Deg C/Watt

Via Temperature

Temp in (°C) = 72.0

Temp in (°F) = 161.6

SATURN PCB DESIGN, INC
Turnkey Electronic Engineering Solutions

Print **Solve!**



Calentamiento de las pistas

Fusing Current	Embedded Resistors	PPM Calculator	Crosstalk Calculator	Wavelength Calculator	
Via Properties	Conductor Properties	Bandwidth & Max Conductor Length	Differential Pairs	Padstack Calculator	Mechanical Information
Conductor Spacing	Conductor Impedance	Conversion Data	Planar Inductors	PDN Impedance	Thermal


Thermal Management

Device Junction Temperature

Device Thermal Resistance

 °C/W

Device Power Dissipation

 Watts

Device Junction Temp


 °C

Heat Sink Selection

Heat Sink Thermal Resistance

 °C/W

Device Power Dissipation

 Watts

Heat Sink Junction Temp

 °C

Thermal resistance value is based on a 75°C rise in natural convection.

Options

Base Copper Weight

0.25oz
 0.5oz
 1oz
 1.5oz
 2oz
 2.5oz
 3oz
 4oz
 5oz

Plating Thickness

Bare PCB
 0.5oz
 1oz
 1.5oz
 2oz
 2.5oz
 3oz

Plane Thickness

1oz
 2oz

Conductor Layer

Internal Layer
 External Layer

Units

Imperial
 Metric

Substrate Options

Material Selection

Er Tg (°C)

Temp Rise (°C)

Temp in (°F) = 36,0


Ambient Temp (°C)

Temp in (°F) = 71.6

Information

Total Copper Thickness N/A VIA Thermal Resistance N/A



Conductor Temperature
Temp in (°C) = N/A
Temp in (°F) = N/A




SATURN
PCB DESIGN, INC
Turnkey Electronic Engineering Solutions



Disipación térmica



Disipación térmica






Figure 15a: Law of diminishing returns for copper thickness




Figure 15d: 7 x 7 mm QFN, 4 Layer, 2 Oz Copper, $P_{diss} = 3.5$ W




Figure 15b: 7 x 7 mm QFN, 4 Layer, 1/2 Oz Copper, $P_{diss} = 3.5$ W





Figure 15e: 7 x 7 mm QFN, 4 Layer, 3 Oz Copper, $P_{diss} = 3.5$ W



z Copper, $P_{diss} = 3.5$ W







Figure 15f: 7 x 7 mm QFN, 4 Layer, 4 Oz Copper, $P_{diss} = 3.5$ W



Thermal Pads



Via Stitching:




PROCEDIMIENTO

<http://wiki.altium.com/display/ADOH/Via+Stitching>





Via Stitching:

VÍDEO





Pads for Density Levels





Density Level A

Very Robust
Solder Joint





Density Level B

General Purpose
Solder Joint



Density Level C

Minimal Solder Joint
High Density



CUSTOM

Mfr Recommended, or
User/Customer Required



ugr

Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores

Electrical Clearance

IPC 2221A: AC and pulsed voltages $> 200V$ must consider dielectric and capacitive effects of substrate in addition to spacing.

Withstand Voltage	Min. Spacing
0-30 V	3.9 mil
31-150	24.0 mil
151-300	49.2 mil
301-500	98.4 mil



ugr

Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores

Selected References

IPC –2221A: “Generic Standard on PCB Design”

UL 8402: “Insulation Coordination Including Clearance and Creepage Distances for Electrical Equipment”

ANSI/ISA S82.01: “Safety Standard for Electrical and Electronic Test, Measuring, Controlling, and Related Equipment –General Requirements”

IEC 61010-1: “Safety Standard for Electrical and Electronic Test, Measuring, Controlling, and Related Equipment –Part 1: General Requirements”

UL 746E: “Standard Polymeric Material used in Printed Wiring Boards”

Web Site: <http://www.energy.ece.uiuc.edu/balog>



ugr

Universidad de Granada
Departamento de Electrónica y Tecnología
de Computadores