


UNIVERSITY OF CHICAGO
 ELECTRONICS DEVELOPMENT GROUP

TITLE
TTC RECEIVER

DATE	REVISION	DESCRIPTION

SHEET 1 OF 1	C-2427
DATE 3-16-99	REV 1.0
DRWN Tano	

B2428 Specification Drawing



Mount Hole: m_200_dr_130 (mil)
Board Unit: mm

BOARD'S DRILL SCHEDULE

DRILL SYMBOL	DRILL SIZE	COUNT	PLATED	Min/Max
○	.015	262	YES	---
⊞	.035	80	YES	---
⊕	.041	13	YES	---
⊞	.13	2	YES	---

B2367 PC BOARD SPECIFICATIONS

- Board Layers: 6
- Layer Stack Order:
 - Layer1 (Film1): Top component layer(signal_1).
 - Layer2 (Film2): Power plane(Power,VCC).
 - Layer3 (Film3): Power plane(Power,V3_3).
 - Layer4 (Film4): Inner signal layer(inner, signal_3).
 - Layer5 (Film5): Ground plane (Power,Ground).
 - Layer6 (Film6): Bottom component layer(signal_2).
- Apply solder mask over bare copper on both side:
 - Film7: Top component side solder mask.
 - Film8: Bottom component side solder mask.
- Apply silkscreen on both side:
 - Film9: Top component side silkscreen.
 - Film10: Bottom component side silkscreen.
- Material: FR4.
- Board thickness: 0.062'' +/- 0.010.
- All layers are equal thickness.
- Copper thickness 1oz before plating.
- All dimensions are in inches unless otherwise noted.
- Contact person:
 - Fukun Tang/Electronics Engineer
 - Electronics Development Group
 - University of Chicago
 - Tel: (773)-702-7801, Fax: (773)-702-2971

SCHM# 2447
SPEC# 2448
ASSM# 2449

UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP

TITLE
B2448 Specification Drawing

SHEET 1 OF 1
DATE 3/24/99
DRAWN TANG

B- 2448
REV 1.0